In this dissertation, a vital step of VLSI physical design flow, synthesis of clock distribution networks, is investigated. Clock network synthesis (CNS) involves large and complex optimization ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results